
### G-2 Tracker

# Readout and DAQ For 2014 testbeam

E. Hazen

### Tracker / Calo uTCA Readout

(data paths in one crate)



Spy path for testing and "local DAQ" (Ethernet readout)
Fast DAQ path for data taking (automatic once initialized)

# CMS-style spy buffer

- Partitioned memory; one event (spill) per partition
- One partition mapped to IPBus address space at a time
  - Tracker: (2k\*32) per TDC \* 24 TDCs = 48k words
  - WFD: ~ 64MB for 60 calo channels in one crate
- Read out using IPBus block transfer
- Write to control register to advance to next event
- Tracker and Calo event sizes differ by 1000, so we will want to use different partition sizes

# Test Beam Proposal

- Implement "fake TDC" block which generates fake events (maybe already done?)
- Implement CMS-style spy buffer to manage event stream
- Develop IPBus slave(s) for readout and control

# Register Outline (test beam)

#### Module Control

Module ID
Status
Control (momentary)
Control (latched)

serial number, firmware revision

reset all, reset counters, fake trigger...
run mode, fake data...

#### Data Readout (aka "Spy buffer")

Event buffer
Word count
Advance buffer

memory region with current event
word count in current buffer
write to advance to next buffer

#### TDC Control

C5 command Write register

send arbitrary c5 command write to TDC register using C5 sequence


#### Monitoring

Counters

number of 8b10b K-chars received number of 8b10b data chars received number of spills received etc...

# Test Rig Documentation

This document describes a test firmware for g-2 tracker TDC testing and readout.



Google doc describing the Nexys3 based test board being used at Fermilab and BU

(USB interface)


This firmware initially runs on a Digilent Nexys3 board. The board may be powered by a USB micro USB cable connected to the "USB Prog" connector. (a second MicroUSB cable is needed to communicate with the board for operation, connected to the "USB UART" connector).

Clocks are derived from the 100MHz on-board oscillator. The following I/O are implemented on the VHDCI connector (adapter to 10-pin ribbon header needed):

Documentation here: <a href="http://goo.gl/0OtN0D">http://goo.gl/0OtN0D</a>


### Backup

### Proposed Firmware Structure



### **IPBus Details**

#### Typical structure (from IPBus documentation)



## C5 Transmitter Entity

Inputs all synch'd to 125MHz, 40MHz used only for output (clock domain crossing handled inside this entity)

### 8b10b Readout

Data recovery, K.28.5 comma detect, 8b1b0 decoder, 8k byte FIFO
This block requires only 125MHz clock
All control signals 1 clock wide synch'd to clk125 except asynch rst\_n

```
entity rec_8b10b_top is
     port (
          clk125 : in std_logic; -- system clock rst_n : in std_logic; -- active low reset serial : in std_logic; -- serial data in
         serial : in std_logic; -- serial data in

data_out : out std_logic_vector(7 downto 0); -- output data
fifo_full : out std_logic; -- fifo full flag
fifo_empty : out std_logic; -- fifo empty flag
k_char : out std_logic; -- K char at FIFO top
locked : out std_logic; -- 8b10b comma aligned
err : out std_logic; -- 8b10b input error
fifo_wr : out std_logic; -- fifo write output for debug
fifo_clr : in std_logic; -- fifo clear
test : out std_logic_vector(4 downto 0);
fifo_rd : in std_logic
           fifo_rd : in std_logic -- fifo read strobe
            );
end entity rec_8b10b_top;
```

### Fake 8b10b Output

Generate simulated TDC data in 8b10b format Requires 125MHz clock

Output data: header is K.28.5, 0xda, 0xca, 0xfe

Data words are 0xAnnnBnnn where nnn is hex word number